Lead physical design and implementation for complex SoC and SerDes/interconnect designs from RTL through GDSII tapeout. Responsibilities include floorplanning, power and clock planning, place-and-route, PPA optimization, timing, power, noise, EM/IR-drop analysis, physical verification, signoff, IP integration, flow automation, and methodology development.