The Senior Engineer will develop PNR and STA flows for digital IP subsystems, automate processes, and interact with teams to resolve timing and DRC issues.

The Principal Memory Circuit Design Engineer will develop memory architectures, design memory/circuit blocks, run simulations, and integrate characterization flows.

Lead the Application, Networking and Security sales organization across the Asia-Pacific and Japan region.