Broadcom Logo

Broadcom

IC Layout Engineer

Posted 4 Days Ago
Be an Early Applicant
Remote
Hiring Remotely in Yishun, SGP
Junior
Remote
Hiring Remotely in Yishun, SGP
Junior
Execute high-quality IC layouts for standard cells, I/O pads, and mixed-signal IP in advanced process nodes. Plan and perform transistor-to-block-level floorplanning, apply design rules and verification (DRC/LVS/ERC/antenna/EM-IR), and collaborate with senior engineers to adopt methodologies and meet project schedules.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Role Overview
Responsible for executing high-quality layouts across Standard Cells, I/O pads, and Mixed-Signal IP in advanced processes within project schedules.
Key Responsibilities
  • Layout Design & Execution: Apply design guidelines and advanced process rules to deliver high-performance, robust layouts.
  • Planning & Floorplanning: Manage schedule and execute layouts from the transistor level up including cell- and block-level floorplanning.
  • Collaboration: Adopt new methodologies, communicate actively across sites, and work closely with senior layout engineers.
Skill Set & Requirements
  • Education & Experience:
    • Bachelor’s Degree in Electronic Engineering.
    • 2 to 3 years of hands-on IC layout experience
  • Technical Skills:
    • Solid grasp of Standard Cell, Memory, or Analog/Mixed-Signal layout basics.
    • Familiarity with basic ESD/Latch-up layout techniques and transistor-level placement.
    • Practical experience with physical verification: DRC, LVS, ERC, and Antenna checks.
    • Basic understanding or exposure to sub-micron or advanced process nodes (e.g. 5nm, 3nm, 2nm, 1.4nm ).
  • Tools & Concepts:
    • Proficient with Cadence Virtuoso layout tool and Calibre physical verification (DRC, LVS, ERC, Antenna, and EM/IR analysis.)
    • Scripting knowledge (Shell, Python, Tcl) or Cadence SKILL programming in a plus.
  • Personal Attributes: Quick learner, proactive, team player, with good communication and strong problem-solving skills.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Broadcom Singapore Office

Singapore

Broadcom Singapore, Singapore, SGP Office

Singapore, Singapore

Broadcom Woodlands, SGP Office

Woodlands, Singapore

Similar Jobs

4 Days Ago
Remote
Yishun, SGP
Mid level
Mid level
Software • Semiconductor • Manufacturing
Design and implement IC layouts for standard cells, memory and I/O using Cadence tools. Perform floorplanning, hierarchical layout and physical verification (LVS/DRC/ERC/Antenna/EM) with Calibre and Hercules. Deliver high-quality layouts on schedule, adopt new methodologies, lead documentation and technology reviews, and mentor junior engineers.
Top Skills: Antenna ChecksCadence LayoutCadence Schematic CaptureCadence VirtuosoCalibreDrcElectromigrationErcHerculesLvsMemory CompilerScript ProgrammingSkill
4 Days Ago
Remote
Yishun, SGP
Mid level
Mid level
Software • Semiconductor • Manufacturing
Execute high-quality IC layouts for standard cells, I/O pads, and mixed-signal IP in advanced process nodes. Manage floorplanning and transistor-to-block layouts, apply advanced process rules, run physical verification, and collaborate across engineering teams to meet project schedules.
Top Skills: 1.4Nm2Nm3Nm5NmAntennaCadence SkillCadence VirtuosoCalibre (DrcEm/Ir)ErcEsd ProtectionLatch-Up AnalysisLvsPythonShellTcl
4 Days Ago
Remote
Yishun, SGP
Mid level
Mid level
Software • Semiconductor • Manufacturing
Design and verify high-quality IC layouts for standard cells, memory, and I/O using Cadence Virtuoso and Calibre/Hercules. Apply advanced process rules, floorplanning, hierarchical layout, and physical verification (LVS/DRC/ERC/antenna/emigration). Lead junior engineers, document layout methodology, and meet project timelines independently.
Top Skills: 1.4Nm)2Nm3Nm5Nm7NmAntenna ChecksCadence Schematic CaptureCadence VirtuosoCalibreChip IntegrationCmosDrcElectromigrationErcFloorplanningHerculesHierarchical LayoutLvsMemory CompilerSkillSubmicron Processes (16Nm

What you need to know about the Singapore Tech Scene

The digital revolution has driven a constant demand for tech professionals across industries like software development, data analytics and cybersecurity. In Singapore, one of the largest cities in Southeast Asia, the demand for tech talent is so high that the government continues to invest millions into programs designed to develop a talent pipeline directly from universities while also scaling efforts in pre-employment training and mid-career upskilling to expand and elevate its workforce.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account