Ambiq  Logo

Ambiq

Staff Engineer, Analog Layout

Posted 28 Days Ago
Be an Early Applicant
Easy Apply
In-Office
Singapore, SGP
Expert/Leader
Easy Apply
In-Office
Singapore, SGP
Expert/Leader
Leads physical implementation of analog IC subsystems including PMUs, clocking, and data converters. Responsibilities include floorplanning, transistor-level layout, matching, shielding, parasitic extraction, LVS/DRC closure, tape-out, validation, production test support, and layout review. Collaborates with analog, digital, RTL, physical design, product, and applications engineering teams. This is an onsite role requiring five days per week.
The summary above was generated by AI

Company Overview

Ambiq is on a mission to enable intelligence everywhere — powering the AI edge revolution with the world's lowest-power semiconductor solutions.

Built on our proprietary sub- and near-threshold technology, our chips deliver multi-fold improvements in energy efficiency without costly process scaling. Since 2010, we've shipped over 300 million units to customers building smarter wearables, medical devices, IoT products, and AI-powered edge applications.

Our cross-functional teams span design, research, development, production, marketing, sales, and operations across Austin, Hsinchu, Shanghai, Shenzhen, and Singapore. We move fast, tackle hard problems, and create space for people to grow through complex, meaningful work that shapes the future of technology.

We're looking for self-motivated, creative problem-solvers who are eager to push technological limits and make a real impact in energy efficiency.

At Ambiq, we live by five values: Innovate. Collaborate. Focus. Learn. Achieve.

If that's you, join us — the intelligence everywhere revolution starts here.


Scope 

As the Staff Engineer, Analog Layout at Ambiq, you will drive the physical implementation of key analog subsystems, including PMUs, clocking, and data converters, translating circuit architecture into silicon-ready layout that meets performance, area, matching, and reliability targets. 

This role works closely with Analog Design and RTL/Physical Design teams to implement custom analog layouts that meet and exceed customer needs. Designs will be in leading-edge technologies, such as 22nm, 12nm, and beyond. 

The successful candidate will be a highly motivated team player who, through collaboration with designers and layout peers, will help everyone succeed. 

The person in this role will be well-rounded, having been through a number of design cycles. They will have layout-related experience across the full flow, from floorplanning and whiteboarding with designers, to detailed layout and parasitic extraction, to LVS/DRC closure and tape-out, through validation and production test support. 

This role will be onsite, and the candidate will be expected to have a presence on site 5 days a week. 

Responsibilities 

  • Partner with analog designers on chip-level and block-level floorplanning and layout strategy 
  • Drive layout architecture decisions to balance performance, matching, area, and reliability trade-offs 
  • Execute transistor-level analog IC layout, including critical matching, shielding, and parasitic-sensitive structures 
  • Lead layout for complex blocks and closely supervise or review layout work from other layout engineers 
  • Conduct layout design reviews and resolve action items generated as a result of these reviews 
  • Attend circuit design reviews to provide layout feasibility input and guidance to designers and other layout engineers 
  • Work with analog and digital designers to ensure layout meets circuit intent and interface requirements 
  • Own parasitic extraction, LVS, DRC, antenna, and fill closure for assigned blocks and top-level integration 
  • Support prototype chip bring-up and testing to help validate analog circuit blocks against layout-dependent effects 
  • Support development of manufacturing test plans where layout impacts testability (e.g., probe access, trim structures) 
  • Support Product Engineering to meet manufacturing/production needs related to layout and yield 
  • Support Applications Engineering on layout-related customer questions (e.g., matching, noise, reliability) 

Ambiq Singapore, Singapore, SGP Office

Ambiq Singapore Office

Aperia Tower 2, 10 Kallang Avenue, #14-10 to 13, Singapore, Singapore, 339510

Similar Jobs at Ambiq

15 Days Ago
Easy Apply
In-Office
Singapore, SGP
Easy Apply
Internship
Internship
Hardware • Internet of Things • Software • Wearables • Semiconductor
Supports low-power DFT implementation and verification for SoC designs, including scan insertion, scan-chain verification, MBIST, rule checking, test-coverage analysis, and debugging. Develops Tcl, Python, and Shell scripts for automation, documents methodologies and results, and collaborates with RTL, DFT, design verification, and physical design engineers.
Top Skills: Asic DesignAtpgEda ToolsLinuxMbistPythonScan InsertionShellSystemverilogTclUnixVerilogVhdl
17 Days Ago
Easy Apply
In-Office
Singapore, SGP
Easy Apply
Internship
Internship
Hardware • Internet of Things • Software • Wearables • Semiconductor
Explore AI/ML-assisted and self-adaptive memory design techniques for optimizing performance, power efficiency, robustness, and yield. Analyze memory assist methods, operating conditions, failure signatures, and process variations. Develop adaptive monitoring, prediction, voltage, timing, and read/write control techniques, then document, benchmark, and present the proposed architecture and design insights.
Top Skills: Artificial IntelligenceCalibreCmosDrc/LvsIc LayoutLiberateMachine LearningPrimetimePythonSiliconsmartVirtuosoVlsi
17 Days Ago
Easy Apply
In-Office
Singapore, SGP
Easy Apply
Internship
Internship
Hardware • Internet of Things • Software • Wearables • Semiconductor
Design Verification Intern responsible for verifying digital and SoC designs. Develop test plans, reusable SystemVerilog/UVM testbenches, test cases, stimulus, checkers, and coverage metrics. Automate randomized testing, debug verification issues, perform root-cause analysis, and collaborate with design teams. The role focuses on semiconductor and IoT applications, with edge AI inference experience preferred.
Top Skills: Amba AhbAmba ApbAmba AxiCC++Linux/UnixPerlPythonSystemverilogTclUvmVerilog

What you need to know about the Singapore Tech Scene

The digital revolution has driven a constant demand for tech professionals across industries like software development, data analytics and cybersecurity. In Singapore, one of the largest cities in Southeast Asia, the demand for tech talent is so high that the government continues to invest millions into programs designed to develop a talent pipeline directly from universities while also scaling efforts in pre-employment training and mid-career upskilling to expand and elevate its workforce.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account