Bitdeer Group Logo

Bitdeer Group

Senior/Staff Front-End Design Engineer (RTL Design - RiscV)

Reposted One Month Ago
Be an Early Applicant
In-Office
Singapore, SGP
Senior level
In-Office
Singapore, SGP
Senior level
Integrate and customize a commercial RISC-V core soft IP, perform RTL (Verilog/SystemVerilog) front-end and control-path modifications, tailor microarchitecture for PPA, support ASIC front-end tasks (synthesis, STA, power, floorplanning), collaborate across performance/middle-end/back-end teams, and contribute to pre- and post-silicon verification and debugging.
The summary above was generated by AI

About Bitdeer:

Bitdeer is a world-leading technology company for Bitcoin mining and AI cloud.
Bitdeer is committed to providing comprehensive Bitcoin mining solutions for its customers. Apart from designing industry-leading ASIC chips and manufacturing mining rigs, the Group handles complex processes involved in computing across the value chain. This includes equipment procurement, transport logistics, datacenter design and construction, equipment management, and network and facility operations. Bitdeer also offers advanced cloud capabilities to customers with a high demand for artificial intelligence.
Headquartered in Singapore, Bitdeer operates globally with a diversified 3 GW energy portfolio, and deploys Bitcoin mining and HPC datacenters in the United States, Bhutan, Norway, Canada, Malaysia, and Ethiopia.

What you will be responsible for:

  • CPU Core Integration & Customization: Responsible for the integration of a commercial RISC-V core soft IP with external accelerators utilizing RISC-V custom extension instruction interfaces.
  • Specification & Feature Tailoring: Perform feature tailoring of the CPU soft IP, configuring the microarchitecture to strip away unnecessary features and meet strict performance, power, and area (PPA) requirements.
  • RTL Modification: Perform targeted Verilog/SystemVerilog RTL design modifications and enhancements, primarily focusing on the processor front-end and the control path to support customized architectural features.
  • Cross-Functional Collaboration: Work closely with performance engineers, middle-end engineers, and back-end (physical design) engineers to ensure seamless IP integration, optimize system-level performance, and meet physical design constraints.
  • ASIC Front-End Execution: Drive Front-End (FE) ASIC implementation steps, including supporting synthesis, static timing analysis (STA) closure, power reduction, and floorplanning efforts to optimize PPA.
  • Verification & Debugging: Contribute to design verification (DV) efforts and assist in debugging complex logic issues across both pre-silicon and post-silicon stages.

How you will stand out:

  • Education: Master’s degree (preferred) or Bachelor’s degree in Electrical Engineering, Computer Engineering, or Computer Science, with a strict focus on computer architecture.
  • RISC-V Expertise: Familiarity with the RISC-V ISA, particularly custom extensions, extension instruction interfaces, privilege modes, and Control and Status Registers (CSRs).
  • Core Integration & Architecture: Strong understanding of CPU architecture and logic design, with prominent, hands-on experience in CPU core integration, technical specification drafting, and IP feature tailoring/pruning.
  • RTL Design: Extensive Verilog RTL development experience using industry-standard tools. 
  • Collaboration Experience: Proven working experience collaborating with performance modeling/engineering teams, middle-end engineers (synthesis/DFT), and back-end (P&R) engineers.
  • Preferred Knowledge: (1) Synthesis flows, linting, CDC/RDC analysis, and static timing analysis (STA). (2) SoC-level power-saving techniques, clocking architectures, reset/power-up sequences, and low-power microarchitecture development. (3) DFT, DFX, MBIST techniques.
  • Automation: Comfort with writing in scripting languages (Python, Perl, Shell, TCL) to automate design.

What you will experience working with us:

  • A culture that values authenticity and diversity of thoughts and backgrounds;
  • An inclusive and respectable environment with open workspaces and exciting start-up spirit;
  • Fast-growing company with the chance to network with industrial pioneers and enthusiasts;
  • Ability to contribute directly and make an impact on the future of the digital asset industry;
  • Involvement in new projects, developing processes/systems;
  • Personal accountability, autonomy, fast growth, and learning opportunities;
  • Attractive welfare benefits and developmental opportunities such as training and mentoring.

--------------------------------------------------------------------

Bitdeer is committed to providing equal employment opportunities in accordance with country, state, and local laws. Bitdeer does not discriminate against employees or applicants based on conditions such as race, colour, gender identity and/or expression, sexual orientation, marital and/or parental status, religion, political opinion, nationality, ethnic background or social origin, social status, disability, age, indigenous status, and union. 

HQ

Bitdeer Group Singapore, Singapore, SGP Office

Singapore, Singapore

Similar Jobs

4 Hours Ago
In-Office
Singapore, SGP
Senior level
Senior level
Artificial Intelligence • Fintech • Payments • Business Intelligence • Financial Services • Generative AI
Provides legal and regulatory counsel for Airwallex’s global Yield investment product from ideation through launch, expansion, and ongoing changes. Advises on investment services, licensing, customer disclosures, product structures, partner arrangements, and cross-jurisdictional requirements. Partners with Product, Compliance, Risk, Operations, Marketing, regulators, external counsel, and financial-services partners. Develops scalable legal playbooks, launch checklists, governance processes, and practical solutions across multiple international markets.
5 Hours Ago
In-Office
Singapore, SGP
Senior level
Senior level
Events • Food • Travel • Hospitality • Hotels & Resorts
Manages regional HR operations across Asia Pacific, including work passes, statutory reporting, position changes, payroll, benefits, leave, onboarding, offboarding, employee records, HR inquiries, and process improvements. Uses data and HR systems to resolve issues, maintain compliance, support employee lifecycle activities, coordinate vendors and government agencies, and improve service delivery.
Top Skills: Generative AiExcelMicrosoft PowerpointMicrosoft Word
6 Hours Ago
In-Office
Singapore, SGP
Entry level
Entry level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Analyze semiconductor manufacturing, inline, parametric, probe, sensor, and fabrication-tool data to identify yield detractors and reduce defects. Build data pipelines, automate analysis, apply statistical modeling and machine learning, support Design of Experiments, and create dashboards and reports using Dash, Plotly, or Angular. Collaborate with manufacturing, process, equipment, and integration engineers to optimize processes and communicate findings.
Top Skills: AngularDashDoeFabrication Tool LogsFdc/EdaMachine LearningPlotlyPythonSemiconductor Manufacturing DataSensor NetworksSpcSQLSql DatabasesStatistical Modeling

What you need to know about the Singapore Tech Scene

The digital revolution has driven a constant demand for tech professionals across industries like software development, data analytics and cybersecurity. In Singapore, one of the largest cities in Southeast Asia, the demand for tech talent is so high that the government continues to invest millions into programs designed to develop a talent pipeline directly from universities while also scaling efforts in pre-employment training and mid-career upskilling to expand and elevate its workforce.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account