Analyze foundry silicon and production wafer data against SPICE and design goals, identify process and device improvements, manage PDK and design collateral, guide IP and design teams, and collaborate on test, packaging, infrastructure, and productization. The role drives foundry process optimization, low-voltage and energy-efficiency improvements, parametric yield, binning strategy, and SPICE-to-silicon gap closure for advanced-node ASICs.