Ambiq Micro Logo

Ambiq Micro

Staff Engineer - Design Verification

Reposted 11 Hours Ago
Be an Early Applicant
In-Office
Singapore, SGP
Senior level
In-Office
Singapore, SGP
Senior level
Lead and own design verification for digital and mixed-signal SoCs. Develop test plans, build SystemVerilog/UVM reusable testbenches, write C-based test packages, run full-chip/module verification, implement CPF/UPF power-aware flows, automate randomized testing and scoreboarding, debug and perform root-cause analysis, and track coverage and verification metrics while collaborating with design and software teams.
The summary above was generated by AI

Company Overview

Ambiq is on a mission to enable intelligence everywhere — powering the AI edge revolution with the world's lowest-power semiconductor solutions.

Built on our proprietary sub- and near-threshold technology, our chips deliver multi-fold improvements in energy efficiency without costly process scaling. Since 2010, we've shipped over 290 million units to customers building smarter wearables, medical devices, IoT products, and AI-powered edge applications.

Our cross-functional teams span design, research, development, production, marketing, sales, and operations across Austin, Hsinchu, Shanghai, Shenzhen, and Singapore. We move fast, tackle hard problems, and create space for people to grow through complex, meaningful work that shapes the future of technology.

We're looking for self-motivated, creative problem-solvers who are eager to push technological limits and make a real impact in energy efficiency.

At Ambiq, we live by five values: Innovate. Collaborate. Focus. Learn. Achieve.

If that's you, join us — the intelligence everywhere revolution starts here.



Scope
You will be responsible for verifying digital and mixed-signal designs, including systems-on-chip with multiple CPUs, digital signal processors, security hardware, and other logic for IoT applications.
 
Responsibilities
  • The right candidate will be a self-starter who assumes full ownership of DV tasks and delivers high-quality results.
  • Develop test plans at block, sub-system, and chip level.
  • Execute SoC-based verification at full-chip and module level verification. Focus on peripheral modules (UART, SPI, I2C, Audio, GPIO), Display subsystem (GPU, Display Controller), USB, eMMC.
  • Experience in ARM or RISC-V based micro-controllers, Cadence HiFi-5/HiFi-3.
  • Power-aware methodology (CPF/UPF).
  • Write C-based lib packages and tests.
  • Architect and implement scalable and reusable module test benches using SystemVerilog and UVM.
  • Develop comprehensive test cases, stimulus generation, and checkers to achieve high coverage.
  • Automate the test environment for randomized testing and score-boarding.
  • Utilize advanced debugging techniques to identify and resolve design and verification issues.
  • Perform root-cause analysis and work with design teams to fix identified issues.
  • Define and track functional and code coverage metrics to ensure thorough verification.
  • Ensure that verification quality meets or exceeds industry standards and project requirements.
  • Edge-based AI inference is preferred.
 
Qualifications
  • BSEE/MSEE with 10+ years of experience (seniority depends on years of experience) in block, sub-system, and full-chip verification.
  • Technologies: Experienced in ARM M/RISC-V (Preferred) SoC Verification, expert in AMBA AXI/AHB/APB, DMA, Flow Control, Serial Devices, Low Power (CPF/UPF) Verification, 3rd party IP integration verification.
  • Experience in peripheral modules (UART, SPI, I2C, Audio), Display subsystem (GPU, Display Controller), USB, eMMC is a plus.
  • Languages: Strong in SystemVerilog (UVM), Verilog, C/C++, Python, Perl, or Makefile.
  • Should have delivered multiple chips functioning to specification.
  • Identify and manage verification deliverables, milestones, and schedules.
  • Proactively identify potential verification risks and develop mitigation strategies.
  • Collaborate with design, architecture, and software teams to understand and verify design intent.
  • Communicate verification progress, issues, and results to stakeholders and management.
  • Strong in understanding multiple architectures, integrating 3rd party IPs/VIPs, and working with mixed-signal designs with low-power design and verification challenges.
  • Strong understanding/exposure to Design Verification for low-power battery-operated designs is highly desired.
  • C-based verification in an SoC environment is required.
  • Experience with ARM processor-based designs and low-power design techniques is a plus.
 
 

Top Skills

3Rd-Party Ip/Vip
Amba Ahb
Amba Apb
Amba Axi
Arm
Audio
C
C++
Cadence Hifi-3
Cadence Hifi-5
Cpf
Display Controller
Dma
Emmc
Gpu
I2C
Low-Power Design
Makefile
Perl
Python
Risc-V
Soc
Spi
Systemverilog
Uart
Upf
Usb
Uvm
Verilog

Similar Jobs

3 Days Ago
In-Office
Singapore, SGP
Senior level
Senior level
Software
Develop and execute test plans for digital design verification, manage regressions and coverage, and collaborate with design teams to ensure design correctness.
Top Skills: BashC ShellCadenceEda Tools (SynopsysGitLinuxPerlPythonSiemens)SvnSystemverilogUvmVerilog
3 Days Ago
In-Office
Singapore, SGP
Expert/Leader
Expert/Leader
Software
Lead a team in verifying complex IC designs, develop verification strategies, and ensure high-quality silicon through advanced methodologies and collaboration.
Top Skills: SvaSystemverilogUvmVerilog
3 Hours Ago
Hybrid
Singapore, SGP
Mid level
Mid level
Fintech • Mobile • Payments • Software • Financial Services
The Executive Assistant will support senior leaders by managing schedules, coordinating meetings, overseeing travel logistics, and enhancing operational workflows, ensuring efficiency and strategic focus.
Top Skills: Ai ToolsGoogle SuiteSlack

What you need to know about the Singapore Tech Scene

The digital revolution has driven a constant demand for tech professionals across industries like software development, data analytics and cybersecurity. In Singapore, one of the largest cities in Southeast Asia, the demand for tech talent is so high that the government continues to invest millions into programs designed to develop a talent pipeline directly from universities while also scaling efforts in pre-employment training and mid-career upskilling to expand and elevate its workforce.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account