Broadcom Inc. Logo

Broadcom Inc.

Layout Engineer

Posted 4 Days Ago
Be an Early Applicant
Yishun
Mid level
Yishun
Mid level
Responsible for layout design in the Library Group, focusing on circuit design for memory, I/O, and standard cells. The role requires extensive layout knowledge, implementation of layout guidelines, management of project timelines, and verification using industry standard tools. Leading junior engineers and adapting to new methodologies are also key responsibilities.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Description Summary

The descriptions are for layout engineers for our Library Group. Library Group is a part of Central Engineering Group.

In Library Group, we focus on circuit design for memory, I/O (Input/Output), and Standard Cells.

Requirements:

  • Strong layout knowledge with a minimum of 3 to 4 years of experience

  • Skills include Cadence layout, Cadence schematic capture, using CALIBRE & Hercules verification tools.

  • Strong layout knowledge in submicron process, e.g. 16nm, 7nm, 5nm, 3nm etc

  • Experienced in digital (standard cell, memory, I/O) layout

  • Experienced in analog layout is also a plus

Job Description:

  • Responsible to understand and apply all necessary layout guidelines (standard cells, I/O memories), new process rules and other technical requirements for quality layout

  • Schedule time-line & layout floor-planning

  • Complete quality layout and verification within planned schedule (without supervision for experienced engineer)

  • Get up to speed quickly for new methodologies, open to new ideas and communicate well with others in the library team

Skill Set (Mem):

  • Strong experience in memory layout design and physical verifications includes LVS, DRC, ERC, Antenna, Electro Migration in CMOS process.

  • Experienced in Cadence Layout tools VIRTUOSO (XL,VXL or EXL), and CALIBRE verification tools.

  • Good experience in Floor-planning, hierarchy layout and chip integration.

  • Knowledge of Script Programming and SKILL Programming would be a plus.

  • Able  to lead  or train a team of junior engineers

  • Good knowledge on memory layout topology.

  • Experience in memory compiler will be a plus.

  • Ability to lead on new technology reviews to compile documentation of layout methodology, layout flow and guidelines.

  • Self-reliant, with ability to work independently as well as a team.

  • Good leadership quality on project management.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Top Skills

Cadence

Broadcom Inc. Singapore Office

Singapore

Similar Jobs

2 Days Ago
Singapore, SGP
Senior level
Senior level
Big Data • Information Technology
In this role as a Principal Analog Mixed-Signal IC Layout Engineer, you'll design advanced node CMOS products, focusing on layout of components like PLLs, DLLs, and ADCs, ensuring quality layout while mitigating issues like parasitics and skew.
Top Skills: Cmos
Junior
Big Data • Information Technology
In this role, the Senior Analog Mixed-Signal IC Layout Engineer will design advanced CMOS products, focusing on layout creation and integration for various circuits while adhering to layout practices to minimize parasitic effects and fulfill design requirements.
Top Skills: Cmos
4 Days Ago
Singapore, SGP
Senior level
Senior level
Semiconductor
The Senior Staff Analog Layout Engineer will develop high-performance analog circuits, manage project schedules, and collaborate with cross-functional teams. Responsibilities include owning chip layouts, following project guidelines, contributing to tool testing and documentation, and staying updated on technology advances.
Top Skills: CmosPerl

What you need to know about the Singapore Tech Scene

The digital revolution has driven a constant demand for tech professionals across industries like software development, data analytics and cybersecurity. In Singapore, one of the largest cities in Southeast Asia, the demand for tech talent is so high that the government continues to invest millions into programs designed to develop a talent pipeline directly from universities while also scaling efforts in pre-employment training and mid-career upskilling to expand and elevate its workforce.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account