About Marvell
Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
The Broadband Analog group designs physical layer ICs for high-speed fiber optic data communication, such as Transimpedance Amplifiers (TIAs), and drivers for Silicon Photonic (SiPho), discrete Electro-absorption Modulators (EAMs), and Mach-Zehnder Interferometer Modulators (MZMs). This group is the market leader in delivering TIAs and Drivers that support 10Gbps to 1.6Tbps systems.
We address the bandwidth, capacity, and power issues faced by cloud computing and mega data center networks. Our world-class group leverages our core competencies in advanced circuit design to solve the world’s ever-increasing desire to transmit more data for less power with fewer errors. We are continually first to market in Data Center, Metro, and Long-Haul applications.
What You Can Expect
We are seeking a motivated Design Verification (DV) Intern to join our team. The successful candidate will assist in the development and implementation of mixed-signal verification for broadband amplifiers. This role offers an excellent opportunity to learn from industry experts and gain hands-on experience with cutting edge technology and industry-standard tools.
- Develop and implement mixed signal verification (DV) plans for broadband amplifiers based on design architecture and specifications.
- Design and develop verification testbenches using industry-standard verification languages and methodologies.
- Write and execute test cases to verify mixed-signal circuits for functionality, performance, and reliability.
- Review and analyze verification results and provide feedback to design teams.
- Maintain detailed documentation of verification plans, test results, and design changes.
- Collaborate with design and layout teams to identify and resolve design issues.
- Work with various technologies and process nodes, including SiGe BiCMOS and CMOS.
What We're Looking For
- Currently pursuing BS EE/MSc (preferred) in the areas of high-performance analog/mixed-signal design and verification principles.
- Strong understanding of analog and mixed-signal circuit design and verification principles.
- Solid experience with EDA CAD tools such as Cadence Virtuoso or Sim-vision.
- Understanding of fundamentals, including: 1. Detailed transistor level design, 2. Control/Feedback loop stability analysis, 3. AGC loop design, 4. High precision analog circuits (including linear regulators, current sensors, bandgaps, DAC, and ADC), 5. RF/High-Speed broadband techniques.
- Project experience in using different technologies (SiGe BiCMOS is a plus).
- Have good programming skills and can write efficient programs or scripts in Python, Verilog/Verilog-A is a plus.
- Excellent debugging, problem-solving and analytical skills.
- Strong communication, presentation, and documentation skills.
- Ability to work effectively in a team environment.
- Eagerness to learn and adapt to new challenges.
Additional Compensation and Benefit Elements
With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
#LI-HP1
